inrevium(インレビアム)
japanese Sitemap
TOKYO ELECTRON DEVICE LIMITED

 HOMEProductsSD/eMMC Host Controller LSIUHS-II Protocol Tester
SD/eMMC Host Controller LSI
SD/eMMC Host Controller LSI INDEX>>

 UHS-II Protocol Tester
[SD_UHS-Ⅱ_Card Tester / SD_UHS-Ⅱ_Host Tester]

Functions/Features Board outline view UHS-II Protocol Tester Initial Menu
Order Information
SD_UHS-Ⅱ_Card Tester / SD_UHS-Ⅱ_Host Tester

 

TED teamed up with GRL and developed both UHS-II Host tester and UHS-II Card tester.

This test platform consists of UHS-II Host/Card Emulation FPGA board and proprietary SW. Almost all items defined in SDA UHS-II Protocol Test Spec can be tested with using this test platform. This system can provide various self verification environment for UHS-II Host and Card developer.


Functions/Features

UHS-II Card Tester/UHS-II Host Emulator [SD_UHS-Ⅱ_Card Tester]
UHS-II compliant LINK, CM-TRAN, SD-TRAN logic and Host Standard Register Sets are implemented
With using SD Host 4.10 Standard Register Sets, any UHS-II SD commands with any argument can be issued by SW control.
Various error can be inserted into UHS-II SD commands by SW control.
Various error insertion into UHS-II Host issued packets can be realized by internal error insertion control logic.
Programmable response time for Host issued UHS-II packets
Logging function for UHS-II signals, LSSs, Packets on PHY-LINK IF is implemented

UHS-II Host Tester/UHS-II Card Emulator [SD_UHS-Ⅱ_Host Tester]
UHS-II compliant LINK, CM-TRAN, SD-TRAN logic are implemented
Various error insertion into Response, MSG packet can be realized by internal error insertion control logic.
(e.g. CRC_ERR, FRAME_ERR, ARG_ERR, RECOVERABLE_ERR, UNRECOVERABLE_ERR, error insertion into only one MSG packet (one of duplicated MSG packets))
Programmable response time for RES and MSG packets
Logging function for UHS-II signals, LSSs, Packets on PHY-LINK IF is implemented

▲Back to Top


Board Outline View

UHS-II Card Tester
UHS-II Host Emulator

UHS-II Card Tester / UHS-II Host Emulator
ZOOM


UHS-II Host Tester
UHS-II Card Emulator

UHS-II Host Tester / UHS-II Card Emulator
ZOOM


UHS-II Protocol Tester Initial Menu

In this initial menu, test items which are defined in UHS-II Protocol Test Spec can be selected and executed automatically.

UHS-II Protocol Tester Initial Menu

▲Back to Top

Order Information

Part Number Product Name  
SD_UHS-Ⅱ_Card Tester UHS-II Card Tester
UHS-II Host Emulator
・User Manual
・UHS-II Card Tester FPGA Board
・UHS-II Card Tester SW
SD_UHS-Ⅱ_Host Tester UHS-II Host Tester
UHS-II Card Emulator
・User Manual
・UHS-II Card Tester FPGA Board
・UHS-II Card Tester SW
・HDMI Entention Board
  (to interface with Host system)


Granite River Labs

Granite River Labs (GRL) provides end-to-end Engineering Services and Test Solutions to help hardware engineers adopt high speed interfaces. A trusted partner of up-and-coming hardware developers to some of the largest companies in the world, GRL combines recognized industry experts, high performance test equipment, and automated test solutions. For more information, please visit http://graniteriverlabs.com.

▲Back to Top


 
Products
SD Card/eMMC Host Controller LSI
I/O Expander LSI
High Accurate Programmable Tri-level Sync Separator
Xilinx FPGA Configuration control LSI
a Energy-saving Solution
a Intelligent 3D TOF Camera Development Kit
Inspection Solution
DLP Solution

Xilinx Solution
Privacy PolicyTerms of UseContact Us
Copyright©Tokyo Electron Device LTD. All Rights Reserved.